

ISSUE CLAS

O.I.P.E AR SCANNED 1003 O.A.	PATENT DATE
------------------------------------------	-------------

APPLICATION NO. 09/922671	CONT/PRIOR F	CLASS 365 257	SUBCLASS 758	ART UNIT 28TB 2815	EXAMINER Wanen
------------------------------	-----------------	---------------------	-----------------	--------------------------	-------------------

Shigeki Furuya
Hisaki Watanabe
Atsushi Mototani

CMOS basic cell and method for fabricating semiconductor integrated circuit using the same

[illegible]

TERMINAL DISCLAIMER	DRAWINGS		CLAIMS ALLOWED	
	Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims
<input checked="" type="checkbox"/> The term of this patent subsequent to _____ (date) has been disclaimed.	_____ (Assistant Examiner)		NOTICE OF ALLOWANCE MAILED	
<input type="checkbox"/> The term of this patent shall not extend beyond the expiration date of U.S. Patent No. _____	_____ (Primary Examiner)		ISSUE FEE	
<input type="checkbox"/> The terminal _____ months of this patent have been disclaimed.	_____ (Legal Instruments Examiner)		Amount Due	Date Paid
			ISSUE BATCH NUMBER	

WARNING:
 The information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.

Form PTO-438A
(Rev. 6/99)

FILED WITH: ☐ DISK (CRF) ☒ FICHE ☐ CD-ROM
(Attached in pocket on right inside flap)

BEST AVAILABLE COPY

(FACE)